From 00914b7d9707586d2ebe9faeea6f733c9fd51dc8 Mon Sep 17 00:00:00 2001 From: Michal Simek Date: Mon, 14 Mar 2011 11:29:19 +0100 Subject: [PATCH] microblaze: Add PetaLogix ml605 MMU little-endian ref design Add the first Microblaze little endian platform. Platform uses uart16550, axi ethernet, timer, intc. Signed-off-by: Michal Simek Signed-off-by: Edgar E. Iglesias --- Makefile | 2 +- Makefile.target | 1 + hw/petalogix_ml605_mmu.c | 267 ++++++++++++++++++++++++++++++++++++ hw/xilinx.h | 39 ++++++ pc-bios/petalogix-ml605.dtb | Bin 0 -> 9982 bytes 5 files changed, 308 insertions(+), 1 deletion(-) create mode 100644 hw/petalogix_ml605_mmu.c create mode 100644 pc-bios/petalogix-ml605.dtb diff --git a/Makefile b/Makefile index eca4c7651e..89e88b4a9e 100644 --- a/Makefile +++ b/Makefile @@ -211,7 +211,7 @@ gpxe-eepro100-80861209.rom \ pxe-e1000.bin \ pxe-ne2k_pci.bin pxe-pcnet.bin \ pxe-rtl8139.bin pxe-virtio.bin \ -bamboo.dtb petalogix-s3adsp1800.dtb \ +bamboo.dtb petalogix-s3adsp1800.dtb petalogix-ml605.dtb \ multiboot.bin linuxboot.bin \ s390-zipl.rom else diff --git a/Makefile.target b/Makefile.target index d11eb4f38a..62b102a7f8 100644 --- a/Makefile.target +++ b/Makefile.target @@ -266,6 +266,7 @@ obj-mips-y += cirrus_vga.o obj-mips-$(CONFIG_FULONG) += bonito.o vt82c686.o mips_fulong2e.o obj-microblaze-y = petalogix_s3adsp1800_mmu.o +obj-microblaze-y += petalogix_ml605_mmu.o obj-microblaze-y += microblaze_pic_cpu.o obj-microblaze-y += xilinx_intc.o diff --git a/hw/petalogix_ml605_mmu.c b/hw/petalogix_ml605_mmu.c new file mode 100644 index 0000000000..ca0986a0ef --- /dev/null +++ b/hw/petalogix_ml605_mmu.c @@ -0,0 +1,267 @@ +/* + * Model of Petalogix linux reference design targeting Xilinx Spartan ml605 + * board. + * + * Copyright (c) 2011 Michal Simek + * Copyright (c) 2011 PetaLogix + * Copyright (c) 2009 Edgar E. Iglesias. + * + * Permission is hereby granted, free of charge, to any person obtaining a copy + * of this software and associated documentation files (the "Software"), to deal + * in the Software without restriction, including without limitation the rights + * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell + * copies of the Software, and to permit persons to whom the Software is + * furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN + * THE SOFTWARE. + */ + +#include "sysbus.h" +#include "hw.h" +#include "net.h" +#include "flash.h" +#include "sysemu.h" +#include "devices.h" +#include "boards.h" +#include "device_tree.h" +#include "xilinx.h" +#include "loader.h" +#include "elf.h" +#include "blockdev.h" +#include "pc.h" + +#include "xilinx_axidma.h" + +#define LMB_BRAM_SIZE (128 * 1024) +#define FLASH_SIZE (32 * 1024 * 1024) + +static struct +{ + uint32_t bootstrap_pc; + uint32_t cmdline; + uint32_t fdt; +} boot_info; + +static void main_cpu_reset(void *opaque) +{ + CPUState *env = opaque; + + cpu_reset(env); + env->regs[5] = boot_info.cmdline; + env->regs[7] = boot_info.fdt; + env->sregs[SR_PC] = boot_info.bootstrap_pc; + env->pvr.regs[10] = 0x0e000000; /* virtex 6 */ + /* setup pvr to match kernel setting */ + env->pvr.regs[5] |= PVR5_DCACHE_WRITEBACK_MASK; + env->pvr.regs[0] |= PVR0_USE_FPU_MASK | PVR0_ENDI; + env->pvr.regs[0] = (env->pvr.regs[0] & ~PVR0_VERSION_MASK) | (0x14 << 8); + env->pvr.regs[2] ^= PVR2_USE_FPU2_MASK; + env->pvr.regs[4] = 0xc56b8000; + env->pvr.regs[5] = 0xc56be000; +} + +#define BINARY_DEVICE_TREE_FILE "petalogix-ml605.dtb" +static int petalogix_load_device_tree(target_phys_addr_t addr, + uint32_t ramsize, + target_phys_addr_t initrd_base, + target_phys_addr_t initrd_size, + const char *kernel_cmdline) +{ + char *path; + int fdt_size; +#ifdef CONFIG_FDT + void *fdt; + int r; + + /* Try the local "mb.dtb" override. */ + fdt = load_device_tree("mb.dtb", &fdt_size); + if (!fdt) { + path = qemu_find_file(QEMU_FILE_TYPE_BIOS, BINARY_DEVICE_TREE_FILE); + if (path) { + fdt = load_device_tree(path, &fdt_size); + qemu_free(path); + } + if (!fdt) { + return 0; + } + } + + r = qemu_devtree_setprop_string(fdt, "/chosen", "bootargs", kernel_cmdline); + if (r < 0) { + fprintf(stderr, "couldn't set /chosen/bootargs\n"); + } + cpu_physical_memory_write(addr, (void *)fdt, fdt_size); +#else + /* We lack libfdt so we cannot manipulate the fdt. Just pass on the blob + to the kernel. */ + fdt_size = load_image_targphys("mb.dtb", addr, 0x10000); + if (fdt_size < 0) { + path = qemu_find_file(QEMU_FILE_TYPE_BIOS, BINARY_DEVICE_TREE_FILE); + if (path) { + fdt_size = load_image_targphys(path, addr, 0x10000); + qemu_free(path); + } + } + + if (kernel_cmdline) { + fprintf(stderr, + "Warning: missing libfdt, cannot pass cmdline to kernel!\n"); + } +#endif + return fdt_size; +} + +static uint64_t translate_kernel_address(void *opaque, uint64_t addr) +{ + return addr - 0x30000000LL; +} + +#define MEMORY_BASEADDR 0x50000000 +#define FLASH_BASEADDR 0x86000000 +#define INTC_BASEADDR 0x81800000 +#define TIMER_BASEADDR 0x83c00000 +#define UART16550_BASEADDR 0x83e00000 +#define AXIENET_BASEADDR 0x82780000 +#define AXIDMA_BASEADDR 0x84600000 + +static void +petalogix_ml605_init(ram_addr_t ram_size, + const char *boot_device, + const char *kernel_filename, + const char *kernel_cmdline, + const char *initrd_filename, const char *cpu_model) +{ + DeviceState *dev; + CPUState *env; + int kernel_size; + DriveInfo *dinfo; + int i; + target_phys_addr_t ddr_base = MEMORY_BASEADDR; + ram_addr_t phys_lmb_bram; + ram_addr_t phys_ram; + ram_addr_t phys_flash; + qemu_irq irq[32], *cpu_irq; + void *serial = NULL; + + /* init CPUs */ + if (cpu_model == NULL) { + cpu_model = "microblaze"; + } + env = cpu_init(cpu_model); + + qemu_register_reset(main_cpu_reset, env); + + /* Attach emulated BRAM through the LMB. */ + phys_lmb_bram = qemu_ram_alloc(NULL, "petalogix_ml605.lmb_bram", + LMB_BRAM_SIZE); + cpu_register_physical_memory(0x00000000, LMB_BRAM_SIZE, + phys_lmb_bram | IO_MEM_RAM); + + phys_ram = qemu_ram_alloc(NULL, "petalogix_ml605.ram", ram_size); + cpu_register_physical_memory(ddr_base, ram_size, phys_ram | IO_MEM_RAM); + + phys_flash = qemu_ram_alloc(NULL, "petalogix_ml605.flash", FLASH_SIZE); + dinfo = drive_get(IF_PFLASH, 0, 0); + /* 5th parameter 2 means bank-width + * 10th paremeter 0 means little-endian */ + pflash_cfi01_register(FLASH_BASEADDR, phys_flash, + dinfo ? dinfo->bdrv : NULL, (64 * 1024), + FLASH_SIZE >> 16, + 2, 0x89, 0x18, 0x0000, 0x0, 0); + + + cpu_irq = microblaze_pic_init_cpu(env); + dev = xilinx_intc_create(INTC_BASEADDR, cpu_irq[0], 4); + for (i = 0; i < 32; i++) { + irq[i] = qdev_get_gpio_in(dev, i); + } + + serial = serial_mm_init(UART16550_BASEADDR + 0x1000, 2, irq[5], + 115200, serial_hds[0], 1, 0); + + /* 2 timers at irq 2 @ 100 Mhz. */ + xilinx_timer_create(TIMER_BASEADDR, irq[2], 2, 100 * 1000000); + + /* axi ethernet and dma initialization. TODO: Dynamically connect them. */ + { + static struct XilinxDMAConnection dmach; + + xilinx_axiethernet_create(&dmach, &nd_table[0], 0x82780000, + irq[3], 0x1000, 0x1000); + xilinx_axiethernetdma_create(&dmach, 0x84600000, + irq[1], irq[0], 100 * 1000000); + } + + if (kernel_filename) { + uint64_t entry, low, high; + uint32_t base32; + int big_endian = 0; + +#ifdef TARGET_WORDS_BIGENDIAN + big_endian = 1; +#endif + + /* Boots a kernel elf binary. */ + kernel_size = load_elf(kernel_filename, NULL, NULL, + &entry, &low, &high, + big_endian, ELF_MACHINE, 0); + base32 = entry; + if (base32 == 0xc0000000) { + kernel_size = load_elf(kernel_filename, translate_kernel_address, + NULL, &entry, NULL, NULL, + big_endian, ELF_MACHINE, 0); + } + /* Always boot into physical ram. */ + boot_info.bootstrap_pc = ddr_base + (entry & 0x0fffffff); + + /* If it wasn't an ELF image, try an u-boot image. */ + if (kernel_size < 0) { + target_phys_addr_t uentry, loadaddr; + + kernel_size = load_uimage(kernel_filename, &uentry, &loadaddr, 0); + boot_info.bootstrap_pc = uentry; + high = (loadaddr + kernel_size + 3) & ~3; + } + + /* Not an ELF image nor an u-boot image, try a RAW image. */ + if (kernel_size < 0) { + kernel_size = load_image_targphys(kernel_filename, ddr_base, + ram_size); + boot_info.bootstrap_pc = ddr_base; + high = (ddr_base + kernel_size + 3) & ~3; + } + + boot_info.cmdline = high + 4096; + if (kernel_cmdline && strlen(kernel_cmdline)) { + pstrcpy_targphys("cmdline", boot_info.cmdline, 256, kernel_cmdline); + } + /* Provide a device-tree. */ + boot_info.fdt = boot_info.cmdline + 4096; + petalogix_load_device_tree(boot_info.fdt, ram_size, + 0, 0, + kernel_cmdline); + } +} + +static QEMUMachine petalogix_ml605_machine = { + .name = "petalogix-ml605", + .desc = "PetaLogix linux refdesign for xilinx ml605 little endian", + .init = petalogix_ml605_init, + .is_default = 0 +}; + +static void petalogix_ml605_machine_init(void) +{ + qemu_register_machine(&petalogix_ml605_machine); +} + +machine_init(petalogix_ml605_machine_init); diff --git a/hw/xilinx.h b/hw/xilinx.h index 705ff5b84b..090e6f7c3d 100644 --- a/hw/xilinx.h +++ b/hw/xilinx.h @@ -48,3 +48,42 @@ xilinx_ethlite_create(NICInfo *nd, target_phys_addr_t base, qemu_irq irq, sysbus_connect_irq(sysbus_from_qdev(dev), 0, irq); return dev; } + +static inline DeviceState * +xilinx_axiethernet_create(void *dmach, + NICInfo *nd, target_phys_addr_t base, qemu_irq irq, + int txmem, int rxmem) +{ + DeviceState *dev; + qemu_check_nic_model(nd, "xilinx-axienet"); + + dev = qdev_create(NULL, "xilinx,axienet"); + qdev_set_nic_properties(dev, nd); + qdev_prop_set_uint32(dev, "c_rxmem", rxmem); + qdev_prop_set_uint32(dev, "c_txmem", txmem); + qdev_prop_set_ptr(dev, "dmach", dmach); + qdev_init_nofail(dev); + sysbus_mmio_map(sysbus_from_qdev(dev), 0, base); + sysbus_connect_irq(sysbus_from_qdev(dev), 0, irq); + + return dev; +} + +static inline DeviceState * +xilinx_axiethernetdma_create(void *dmach, + target_phys_addr_t base, qemu_irq irq, + qemu_irq irq2, int freqhz) +{ + DeviceState *dev = NULL; + + dev = qdev_create(NULL, "xilinx,axidma"); + qdev_prop_set_uint32(dev, "freqhz", freqhz); + qdev_prop_set_ptr(dev, "dmach", dmach); + qdev_init_nofail(dev); + + sysbus_mmio_map(sysbus_from_qdev(dev), 0, base); + sysbus_connect_irq(sysbus_from_qdev(dev), 0, irq2); + sysbus_connect_irq(sysbus_from_qdev(dev), 1, irq); + + return dev; +} diff --git a/pc-bios/petalogix-ml605.dtb b/pc-bios/petalogix-ml605.dtb new file mode 100644 index 0000000000000000000000000000000000000000..fbbd45fdad06489c6333b6de868f44dfaed405bf GIT binary patch literal 9982 zcmcb>`|m9SgW5j^1_lcT2C)PN1_liV1_nU}1_l8JFc6r>z#s+^1M`pwMkt$^fq{Vq z$_9zS`1}kE3@|>(Ea{4zyb7J%%;ci{q@2X6RFD>sT6P8o2DQ|bY(ry1kPri7Zfb6R zQKf^a0R(^qVd``sav&iFkQfKZ-2n*4GJ)(&%*jkFPAvv00;!Q@U|_J(PprsvFaVLd zsU;byMR}fFt~wKIT+{{rxs-<<~Udwr-Bq2fK`FbPtM3M zPR#@JLFR+>_$egk=N0GYq}rC0R0bR97#f-y85k&_s0k-%Zb2#7(NMQw3)4)H|B&QC zVGOc_F}a}B0pdikKR|l(xnCaw$-&%+9{#!(dWHsii6A9#J@uflL^6Lu{Qv*|k@yQ4 z7#Kjl0+|W2V>1H-C<@^Eb&?B8K?cI)51^TM5zV|uXy$!EGEWGUE)dB@2g$i``z%0~ zA>7Bvh~#G$1_nkEXj+E4hfy6h{1|P}_!C|N@#q0RQ*h$3=jjL{%6WUQ(uRs9^@a85}5imX!85f_}9_+ z??IXo;l<2}D$gvB#OGjOVAe0oEGkK@Fav3W+R1DU;vkvfkEDl%fq^**HIA8cP{WkD z9!>uwG(IQ|!^$O)d1!uQ-j1dol!=hl-$IlBh{|W-L*uKU#sP~Zn!GO>ACe;>Mn28{=( zdR8e^^{kqxal;Bqe;^}Z>Z3p$s2MB_46Mk00r7j$@Gh zL9*{28vi@0d)Yws94u^E7#P?TQPs2Ap{e&n<42?ML1_`$yaqJ$=AfxxiRxcAQ2BtY z|0J6FJ5awt{mb?eP5uumpB+^1f}8+K6Clh8t_DFO@bm@dAlbSB;Q2!qVFXsUqb9)ucD`H5^-JBR}{ zALPF&pm0FqFF}*vh9nPi+YtjNP-6oWEMPx@%(#fA=PtBq267ij{so%+PgFh!s0;=P zLDh4B@-Q-A6~sZfk;4$xd=5|@2~q;nk5*oB#DXM|^n+SPps;1kP07qhl>_rYp$s(( zoYp{sj0G8$4(1>hBy2(HRysGas4O)nN5{e<)zHuo9wxjD3=BH(-; zxlr#GtkoS?QSD4t;Y zLE(y|9vtq-e3(4QUPdg9Yp6L4`K(_b!rWzxQYMrp7L^#9nVK4a@;=J~TuTlA2pzs7?ko#E}7`Q<77f1<=uLj~k z?PV;kEG|jS)h)@)O)YY;Fiu8F*iiK-VXcD_)?i&2;S3kWlm20028w5pb3k^1(|z*+ z^f2SHLTbC=2oo-}bjK9~H3eiYC=7BzmO#T5#BW5CpA6-L+`|a2!iq`@N_3O+^Gb^H zb8u@(bj4s64p*0`WnZF)b&tIK#mLQfNUu096ML z6_8CZK61SdvgZ?$|Kw2OJ~bEaz2vk^U9cTsP1QLS!iF*fXnZ*qXOHjDLofSS((sw<8?#wCo2O3 zZ$e^4rU^&`!mYe$>5#V{ngpP34=$s?=@*pyA$?*ra}2>ofz=?Hla!xdf+Pkp2V@3l zvZ1~MlzH!&SLn1wJ0RJttys|2|UEqs!&np0emScG8?C|7}v0gpX^ z%z|M~<;0YfqSWGI-Q?7qoMHy$;>@a4C_6bnw;-`3GbtyPAvZrIHHRT3wJb9^HNK>> zAeEsgHJt(0#y4Pqw9*V1K%tsglwQn`lbKgqp;KIvl3!Y)TaZ|i!JwQB8a++U$xqJK zO)E+*EKSWzu4G8jO-@YCNYzbBEKUWv1TK(~nVx|nkdv90sta-*TnU(yiEaQ)0B!(G z0AT=31Z)7P#RRe)$x)E5Y)VRzZb@RgZc=7RF|>D^lapVrn*wohc@eT;CYoSTYNBp_ zK}lwAW>snmL}5}dMkB}8=!$l&tKl#&b-L(=k# zl2buO>*kb}6eZ@ONP?SgX^F|HD5BtC&q>Wg5iBiE)lDnT!4NAi$}CAuN=(j1ktxee zF3HS=MnXzzQfazwYF=Ve4%{c1Wx7?VMftj^70Iaupn?dhy)rK`H!~SD_5li{%)E4n zcxrMoC>(T?Q_*##rlhCpW)|xfOAgCBh6hp;OA~G{4M>oG9 zIX?v>7BcgSOA_;7=?Lr&=%5xP2*D!YK0;=(E-1<%!nwJnx+x_&Nuaof#vDi}6H}<5 zD6=dxCpA4aMHgfjG$(@;gVZJ_C&Qx}BvzH5mkN!CywcpH)FR#dG~I$^-J~LDGDV0M zrRah)9~P;0enE0>0lHXmNn&!gZb4CgNoq1UDvA>G(o>5W5-T#H0SZl%sVNL_ zD|JD&Z(a#PpqL>iKRGc+H#adE9Q~k#Rgh7sn~|88k^@boiDl5zJR>nDEv2*o;_l46 zn0Xg<|RWy5@Z^N>f&@=nAs_*#mTybrKzP*S0G6h zmlP-Gl@#TG!W-(M;&k1d)V%bP3|*wcxHuh@sdbA>iW3V8pz;jKrA0-lc_q5V1*xei zpw^adep*^_Y6+NGoROIZt!qFDq9`vhN4Fv~PZ#9&j4Fu3GZKrzsRb-ql$--Ct5Ae1 zGNI9&S*)9=3m%YzXa;3EP@6ATw;;a=mH10i zIxsyo&k#i*KQ9$B)ei!w_p!FoV~ zu%JU1hK3iqFf@?Rg`pu+3~ChVrsnB_`XXT8LPS6z0xAlToraJB#V2-|%oOb6pgJHw zIUic(Kuju1O$V3fm^wf**zEwxpqW((>Jb!V7Nn-6<|J0aLI+g(WauJ