hw/arm/xlnx-versal: rtc: refactor creation
Refactor the RTC device creation using the VersalMap structure. The sysbus IRQ output 0 (APB IRQ) is connected instead of the output 1 (addr error IRQ). This does not change the current behaviour since the RTC model does not implement those IRQs anyway. Signed-off-by: Luc Michel <luc.michel@amd.com> Reviewed-by: Francisco Iglesias <francisco.iglesias@amd.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com> Tested-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-id: 20250926070806.292065-17-luc.michel@amd.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
060b809271
commit
176faad4bf
3 changed files with 31 additions and 33 deletions
|
|
@ -151,27 +151,6 @@ static void fdt_add_timer_nodes(VersalVirt *s)
|
|||
compat, sizeof(compat));
|
||||
}
|
||||
|
||||
static void fdt_add_rtc_node(VersalVirt *s)
|
||||
{
|
||||
const char compat[] = "xlnx,zynqmp-rtc";
|
||||
const char interrupt_names[] = "alarm\0sec";
|
||||
char *name = g_strdup_printf("/rtc@%x", MM_PMC_RTC);
|
||||
|
||||
qemu_fdt_add_subnode(s->fdt, name);
|
||||
|
||||
qemu_fdt_setprop_cells(s->fdt, name, "interrupts",
|
||||
GIC_FDT_IRQ_TYPE_SPI, VERSAL_RTC_ALARM_IRQ,
|
||||
GIC_FDT_IRQ_FLAGS_LEVEL_HI,
|
||||
GIC_FDT_IRQ_TYPE_SPI, VERSAL_RTC_SECONDS_IRQ,
|
||||
GIC_FDT_IRQ_FLAGS_LEVEL_HI);
|
||||
qemu_fdt_setprop(s->fdt, name, "interrupt-names",
|
||||
interrupt_names, sizeof(interrupt_names));
|
||||
qemu_fdt_setprop_sized_cells(s->fdt, name, "reg",
|
||||
2, MM_PMC_RTC, 2, MM_PMC_RTC_SIZE);
|
||||
qemu_fdt_setprop(s->fdt, name, "compatible", compat, sizeof(compat));
|
||||
g_free(name);
|
||||
}
|
||||
|
||||
static void fdt_nop_memory_nodes(void *fdt, Error **errp)
|
||||
{
|
||||
Error *err = NULL;
|
||||
|
|
@ -426,7 +405,6 @@ static void versal_virt_init(MachineState *machine)
|
|||
|
||||
fdt_add_gic_nodes(s);
|
||||
fdt_add_timer_nodes(s);
|
||||
fdt_add_rtc_node(s);
|
||||
fdt_add_cpu_nodes(s, psci_conduit);
|
||||
fdt_add_clk_node(s, "/old-clk125", 125000000, s->phandle.clk_125Mhz);
|
||||
fdt_add_clk_node(s, "/old-clk25", 25000000, s->phandle.clk_25Mhz);
|
||||
|
|
|
|||
|
|
@ -38,6 +38,7 @@
|
|||
#include "hw/misc/xlnx-versal-pmc-iou-slcr.h"
|
||||
#include "hw/nvram/xlnx-bbram.h"
|
||||
#include "hw/misc/xlnx-versal-trng.h"
|
||||
#include "hw/rtc/xlnx-zynqmp-rtc.h"
|
||||
|
||||
#define XLNX_VERSAL_ACPU_TYPE ARM_CPU_TYPE_NAME("cortex-a72")
|
||||
#define XLNX_VERSAL_RCPU_TYPE ARM_CPU_TYPE_NAME("cortex-r5f")
|
||||
|
|
@ -123,6 +124,12 @@ typedef struct VersalMap {
|
|||
VersalSimplePeriphMap pmc_iou_slcr;
|
||||
VersalSimplePeriphMap bbram;
|
||||
VersalSimplePeriphMap trng;
|
||||
|
||||
struct VersalRtcMap {
|
||||
VersalSimplePeriphMap map;
|
||||
int alarm_irq;
|
||||
int second_irq;
|
||||
} rtc;
|
||||
} VersalMap;
|
||||
|
||||
static const VersalMap VERSAL_MAP = {
|
||||
|
|
@ -167,6 +174,10 @@ static const VersalMap VERSAL_MAP = {
|
|||
.pmc_iou_slcr = { 0xf1060000, OR_IRQ(121, 0) },
|
||||
.bbram = { 0xf11f0000, OR_IRQ(121, 1) },
|
||||
.trng = { 0xf1230000, 141 },
|
||||
.rtc = {
|
||||
{ 0xf12a0000, OR_IRQ(121, 2) },
|
||||
.alarm_irq = 142, .second_irq = 143
|
||||
},
|
||||
};
|
||||
|
||||
static const VersalMap *VERSION_TO_MAP[] = {
|
||||
|
|
@ -762,25 +773,36 @@ static void versal_create_pmc_apb_irq_orgate(Versal *s, qemu_irq *pic)
|
|||
qdev_connect_gpio_out(orgate, 0, pic[VERSAL_PMC_APB_IRQ]);
|
||||
}
|
||||
|
||||
static void versal_create_rtc(Versal *s, qemu_irq *pic)
|
||||
static void versal_create_rtc(Versal *s, const struct VersalRtcMap *map)
|
||||
{
|
||||
SysBusDevice *sbd;
|
||||
MemoryRegion *mr;
|
||||
g_autofree char *node;
|
||||
const char compatible[] = "xlnx,zynqmp-rtc";
|
||||
const char interrupt_names[] = "alarm\0sec";
|
||||
|
||||
object_initialize_child(OBJECT(s), "rtc", &s->pmc.rtc,
|
||||
TYPE_XLNX_ZYNQMP_RTC);
|
||||
sbd = SYS_BUS_DEVICE(&s->pmc.rtc);
|
||||
sysbus_realize(sbd, &error_fatal);
|
||||
sbd = SYS_BUS_DEVICE(qdev_new(TYPE_XLNX_ZYNQMP_RTC));
|
||||
object_property_add_child(OBJECT(s), "rtc", OBJECT(sbd));
|
||||
sysbus_realize_and_unref(sbd, &error_abort);
|
||||
|
||||
mr = sysbus_mmio_get_region(sbd, 0);
|
||||
memory_region_add_subregion(&s->mr_ps, MM_PMC_RTC, mr);
|
||||
memory_region_add_subregion(&s->mr_ps, map->map.addr, mr);
|
||||
|
||||
/*
|
||||
* TODO: Connect the ALARM and SECONDS interrupts once our RTC model
|
||||
* supports them.
|
||||
*/
|
||||
sysbus_connect_irq(sbd, 1,
|
||||
qdev_get_gpio_in(DEVICE(&s->pmc.apb_irq_orgate), 0));
|
||||
versal_sysbus_connect_irq(s, sbd, 0, map->map.irq);
|
||||
|
||||
node = versal_fdt_add_simple_subnode(s, "/rtc", map->map.addr, 0x10000,
|
||||
compatible, sizeof(compatible));
|
||||
qemu_fdt_setprop_cells(s->cfg.fdt, node, "interrupts",
|
||||
GIC_FDT_IRQ_TYPE_SPI, map->alarm_irq,
|
||||
GIC_FDT_IRQ_FLAGS_LEVEL_HI,
|
||||
GIC_FDT_IRQ_TYPE_SPI, map->second_irq,
|
||||
GIC_FDT_IRQ_FLAGS_LEVEL_HI);
|
||||
qemu_fdt_setprop(s->cfg.fdt, node, "interrupt-names",
|
||||
interrupt_names, sizeof(interrupt_names));
|
||||
}
|
||||
|
||||
static void versal_create_trng(Versal *s, const VersalSimplePeriphMap *map)
|
||||
|
|
@ -1341,9 +1363,9 @@ static void versal_realize(DeviceState *dev, Error **errp)
|
|||
|
||||
versal_create_bbram(s, &map->bbram);
|
||||
versal_create_trng(s, &map->trng);
|
||||
versal_create_rtc(s, &map->rtc);
|
||||
|
||||
versal_create_pmc_apb_irq_orgate(s, pic);
|
||||
versal_create_rtc(s, pic);
|
||||
versal_create_crl(s, pic);
|
||||
versal_create_cfu(s, pic);
|
||||
versal_map_ddr(s);
|
||||
|
|
|
|||
|
|
@ -17,7 +17,6 @@
|
|||
#include "hw/cpu/cluster.h"
|
||||
#include "hw/or-irq.h"
|
||||
#include "hw/intc/arm_gicv3.h"
|
||||
#include "hw/rtc/xlnx-zynqmp-rtc.h"
|
||||
#include "qom/object.h"
|
||||
#include "hw/misc/xlnx-versal-crl.h"
|
||||
#include "net/can_emu.h"
|
||||
|
|
@ -81,7 +80,6 @@ struct Versal {
|
|||
|
||||
/* The Platform Management Controller subsystem. */
|
||||
struct {
|
||||
XlnxZynqMPRTC rtc;
|
||||
XlnxVersalCFUAPB cfu_apb;
|
||||
XlnxVersalCFUFDRO cfu_fdro;
|
||||
XlnxVersalCFUSFR cfu_sfr;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue