fridtjof/qemu-cr16
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

target/arm: Fill in HFG[RWI]TR_EL2 bits for Arm v9.5

Browse source 
Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20250830054128.448363-11-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2025-08-30 15:40:14 +10:00 • committed by Peter Maydell
parent 95901c43a8
commit b41cfb6d17
1 changed files with 26 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

28
target/arm/cpregs.h
View file

@ -408,10 +408,19 @@ FIELD(HFGRTR_EL2, ERXPFGCTL_EL1, 47, 1)
FIELD(HFGRTR_EL2, ERXPFGCDN_EL1, 48, 1)
FIELD(HFGRTR_EL2, ERXADDR_EL1, 49, 1)
FIELD(HFGRTR_EL2, NACCDATA_EL1, 50, 1)
/* 51-53: RES0 */
/* 51: RES0 */
FIELD(HFGRTR_EL2, NGCS_EL0, 52, 1)
FIELD(HFGRTR_EL2, NGCS_EL1, 53, 1)
FIELD(HFGRTR_EL2, NSMPRI_EL1, 54, 1)
FIELD(HFGRTR_EL2, NTPIDR2_EL0, 55, 1)
/* 56-63: RES0 */
FIELD(HFGRTR_EL2, NRCWMASK_EL1, 56, 1)
FIELD(HFGRTR_EL2, NPIRE0_EL1, 57, 1)
FIELD(HFGRTR_EL2, NPIR_EL1, 58, 1)
FIELD(HFGRTR_EL2, NPOR_EL0, 59, 1)
FIELD(HFGRTR_EL2, NPOR_EL1, 60, 1)
FIELD(HFGRTR_EL2, NS2POR_EL1, 61, 1)
FIELD(HFGRTR_EL2, NMAIR2_EL1, 62, 1)
FIELD(HFGRTR_EL2, NAMAIR2_EL1, 63, 1)
/* These match HFGRTR but bits for RO registers are RES0 */
FIELD(HFGWTR_EL2, AFSR0_EL1, 0, 1)
@ -452,8 +461,18 @@ FIELD(HFGWTR_EL2, ERXPFGCTL_EL1, 47, 1)
FIELD(HFGWTR_EL2, ERXPFGCDN_EL1, 48, 1)
FIELD(HFGWTR_EL2, ERXADDR_EL1, 49, 1)
FIELD(HFGWTR_EL2, NACCDATA_EL1, 50, 1)
FIELD(HFGWTR_EL2, NGCS_EL0, 52, 1)
FIELD(HFGWTR_EL2, NGCS_EL1, 53, 1)
FIELD(HFGWTR_EL2, NSMPRI_EL1, 54, 1)
FIELD(HFGWTR_EL2, NTPIDR2_EL0, 55, 1)
FIELD(HFGWTR_EL2, NRCWMASK_EL1, 56, 1)
FIELD(HFGWTR_EL2, NPIRE0_EL1, 57, 1)
FIELD(HFGWTR_EL2, NPIR_EL1, 58, 1)
FIELD(HFGWTR_EL2, NPOR_EL0, 59, 1)
FIELD(HFGWTR_EL2, NPOR_EL1, 60, 1)
FIELD(HFGWTR_EL2, NS2POR_EL1, 61, 1)
FIELD(HFGWTR_EL2, NMAIR2_EL1, 62, 1)
FIELD(HFGWTR_EL2, NAMAIR2_EL1, 63, 1)
FIELD(HFGITR_EL2, ICIALLUIS, 0, 1)
FIELD(HFGITR_EL2, ICIALLU, 1, 1)
@ -512,6 +531,11 @@ FIELD(HFGITR_EL2, SVC_EL1, 53, 1)
FIELD(HFGITR_EL2, DCCVAC, 54, 1)
FIELD(HFGITR_EL2, NBRBINJ, 55, 1)
FIELD(HFGITR_EL2, NBRBIALL, 56, 1)
FIELD(HFGITR_EL2, NGCSPUSHM_EL1, 57, 1)
FIELD(HFGITR_EL2, NGCSSTR_EL1, 58, 1)
FIELD(HFGITR_EL2, NGCSEPP, 59, 1)
FIELD(HFGITR_EL2, COSPRCTX, 60, 1)
FIELD(HFGITR_EL2, ATS1E1A, 62, 1)
FIELD(HDFGRTR_EL2, DBGBCRN_EL1, 0, 1)
FIELD(HDFGRTR_EL2, DBGBVRN_EL1, 1, 1)