hw/arm/mps2: Configure the AN500 CPU with 16 MPU regions
The AN500 application note documents that it configures the Cortex-M7
CPU to have 16 MPU regions. We weren't doing this in our emulation,
so the CPU had only the default 8 MPU regions. Set the mpu-ns-regions
property to 16 for this board.
This bug doesn't affect any of the other board types we model in
this source file, because they all use either the Cortex-M3 or
Cortex-M4. Those CPUs do not have an RTL configurable number of
MPU regions, and always provide 8 regions if the MPU is built in.
Cc: qemu-stable@nongnu.org
Reported-by: Corentin GENDRE <cocotroupe20@gmail.com>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Message-id: 20250605141801.1083266-1-peter.maydell@linaro.org
(cherry picked from commit cd38e638c4)
Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
This commit is contained in:
parent
436b3dd8cc
commit
b7da1f5f5d
1 changed files with 4 additions and 0 deletions
|
|
@ -224,7 +224,11 @@ static void mps2_common_init(MachineState *machine)
|
|||
switch (mmc->fpga_type) {
|
||||
case FPGA_AN385:
|
||||
case FPGA_AN386:
|
||||
qdev_prop_set_uint32(armv7m, "num-irq", 32);
|
||||
break;
|
||||
case FPGA_AN500:
|
||||
/* The AN500 configures its Cortex-M7 with 16 MPU regions */
|
||||
qdev_prop_set_uint32(armv7m, "mpu-ns-regions", 16);
|
||||
qdev_prop_set_uint32(armv7m, "num-irq", 32);
|
||||
break;
|
||||
case FPGA_AN511:
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue