target/sh4: Remove target_ulong use in cpu_sh4_is_cached()
Since commit 852d481faf ("SH: Improve movca.l/ocbi emulation")
helper_movcal() pass a uint32_t type to cpu_sh4_is_cached().
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Anton Johansson <anjo@rev.ng>
Message-Id: <20251008064814.90520-3-philmd@linaro.org>
This commit is contained in:
parent
82a1e73901
commit
c954994968
2 changed files with 3 additions and 3 deletions
|
|
@ -277,7 +277,7 @@ void cpu_sh4_write_mmaped_utlb_data(CPUSH4State *s, hwaddr addr,
|
|||
uint32_t mem_value);
|
||||
#endif
|
||||
|
||||
int cpu_sh4_is_cached(CPUSH4State * env, target_ulong addr);
|
||||
int cpu_sh4_is_cached(CPUSH4State *env, uint32_t addr);
|
||||
|
||||
void cpu_load_tlb(CPUSH4State * env);
|
||||
|
||||
|
|
|
|||
|
|
@ -47,7 +47,7 @@
|
|||
|
||||
#if defined(CONFIG_USER_ONLY)
|
||||
|
||||
int cpu_sh4_is_cached(CPUSH4State *env, target_ulong addr)
|
||||
int cpu_sh4_is_cached(CPUSH4State *env, uint32_t addr)
|
||||
{
|
||||
/* For user mode, only U0 area is cacheable. */
|
||||
return !(addr & 0x80000000);
|
||||
|
|
@ -735,7 +735,7 @@ void cpu_sh4_write_mmaped_utlb_data(CPUSH4State *s, hwaddr addr,
|
|||
}
|
||||
}
|
||||
|
||||
int cpu_sh4_is_cached(CPUSH4State * env, target_ulong addr)
|
||||
int cpu_sh4_is_cached(CPUSH4State *env, uint32_t addr)
|
||||
{
|
||||
int n;
|
||||
int use_asid = !(env->mmucr & MMUCR_SV) || !(env->sr & (1u << SR_MD));
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue