linux-user: Move get_elf_base_platform to mips/elfload.c
Pass in CPUState; define HAVE_ELF_BASE_PLATFORM. Since this was the only instance of ELF_BASE_PLATFORM, go ahead and provide the stub definition for other platforms. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
f10c3d9084
commit
f8498e084e
5 changed files with 37 additions and 36 deletions
|
|
@ -679,37 +679,6 @@ static void elf_core_copy_regs(target_elf_gregset_t *regs,
|
|||
#define elf_check_abi(x) (!((x) & EF_MIPS_ABI2))
|
||||
#endif
|
||||
|
||||
#define ELF_BASE_PLATFORM get_elf_base_platform()
|
||||
|
||||
#define MATCH_PLATFORM_INSN(_flags, _base_platform) \
|
||||
do { if ((cpu->env.insn_flags & (_flags)) == _flags) \
|
||||
{ return _base_platform; } } while (0)
|
||||
|
||||
static const char *get_elf_base_platform(void)
|
||||
{
|
||||
MIPSCPU *cpu = MIPS_CPU(thread_cpu);
|
||||
|
||||
/* 64 bit ISAs goes first */
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R6, "mips64r6");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R5, "mips64r5");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R2, "mips64r2");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R1, "mips64");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS5, "mips5");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS4, "mips4");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS3, "mips3");
|
||||
|
||||
/* 32 bit ISAs */
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R6, "mips32r6");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R5, "mips32r5");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R2, "mips32r2");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R1, "mips32");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS2, "mips2");
|
||||
|
||||
/* Fallback */
|
||||
return "mips";
|
||||
}
|
||||
#undef MATCH_PLATFORM_INSN
|
||||
|
||||
static inline void init_thread(struct target_pt_regs *regs,
|
||||
struct image_info *infop)
|
||||
{
|
||||
|
|
@ -1169,10 +1138,6 @@ static inline void init_thread(struct target_pt_regs *regs,
|
|||
|
||||
#endif /* TARGET_HEXAGON */
|
||||
|
||||
#ifndef ELF_BASE_PLATFORM
|
||||
#define ELF_BASE_PLATFORM (NULL)
|
||||
#endif
|
||||
|
||||
#ifndef ELF_MACHINE
|
||||
#define ELF_MACHINE ELF_ARCH
|
||||
#endif
|
||||
|
|
@ -1219,6 +1184,9 @@ abi_ulong get_elf_hwcap2(CPUState *cs) { g_assert_not_reached(); }
|
|||
#ifndef HAVE_ELF_PLATFORM
|
||||
const char *get_elf_platform(CPUState *cs) { return NULL; }
|
||||
#endif
|
||||
#ifndef HAVE_ELF_BASE_PLATFORM
|
||||
const char *get_elf_base_platform(CPUState *cs) { return NULL; }
|
||||
#endif
|
||||
|
||||
#include "elf.h"
|
||||
|
||||
|
|
@ -1673,7 +1641,7 @@ static abi_ulong create_elf_tables(abi_ulong p, int argc, int envc,
|
|||
}
|
||||
|
||||
u_base_platform = 0;
|
||||
k_base_platform = ELF_BASE_PLATFORM;
|
||||
k_base_platform = get_elf_base_platform(thread_cpu);
|
||||
if (k_base_platform) {
|
||||
size_t len = strlen(k_base_platform) + 1;
|
||||
if (STACK_GROWS_DOWN) {
|
||||
|
|
|
|||
|
|
@ -106,5 +106,6 @@ abi_ulong get_elf_hwcap2(CPUState *cs);
|
|||
const char *elf_hwcap_str(uint32_t bit);
|
||||
const char *elf_hwcap2_str(uint32_t bit);
|
||||
const char *get_elf_platform(CPUState *cs);
|
||||
const char *get_elf_base_platform(CPUState *cs);
|
||||
|
||||
#endif /* LINUX_USER_LOADER_H */
|
||||
|
|
|
|||
|
|
@ -92,3 +92,33 @@ abi_ulong get_elf_hwcap(CPUState *cs)
|
|||
#undef GET_FEATURE_REG_EQU
|
||||
#undef GET_FEATURE_REG_SET
|
||||
#undef GET_FEATURE_INSN
|
||||
|
||||
#define MATCH_PLATFORM_INSN(_flags, _base_platform) \
|
||||
do { if ((cpu->env.insn_flags & (_flags)) == _flags) \
|
||||
{ return _base_platform; } } while (0)
|
||||
|
||||
const char *get_elf_base_platform(CPUState *cs)
|
||||
{
|
||||
MIPSCPU *cpu = MIPS_CPU(cs);
|
||||
|
||||
/* 64 bit ISAs goes first */
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R6, "mips64r6");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R5, "mips64r5");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R2, "mips64r2");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS64R1, "mips64");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS5, "mips5");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS4, "mips4");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS3, "mips3");
|
||||
|
||||
/* 32 bit ISAs */
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R6, "mips32r6");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R5, "mips32r5");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R2, "mips32r2");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS32R1, "mips32");
|
||||
MATCH_PLATFORM_INSN(CPU_MIPS2, "mips2");
|
||||
|
||||
/* Fallback */
|
||||
return "mips";
|
||||
}
|
||||
|
||||
#undef MATCH_PLATFORM_INSN
|
||||
|
|
|
|||
|
|
@ -9,5 +9,6 @@
|
|||
#define MIPS_TARGET_ELF_H
|
||||
|
||||
#define HAVE_ELF_HWCAP 1
|
||||
#define HAVE_ELF_BASE_PLATFORM 1
|
||||
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -9,5 +9,6 @@
|
|||
#define MIPS64_TARGET_ELF_H
|
||||
|
||||
#define HAVE_ELF_HWCAP 1
|
||||
#define HAVE_ELF_BASE_PLATFORM 1
|
||||
|
||||
#endif
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue