qemu-cr16/target/mips/tcg/system
Denis Rastyogin 1f82ca7234 target/mips: fix TLB huge page check to use 64-bit shift
Use extract64(entry, psn, 1) instead of (entry & (1 << psn)) to avoid
undefined behavior for shifts by 32–63 and to make bit extraction intent explicit.

Found by Linux Verification Center (linuxtesting.org) with SVACE.

Signed-off-by: Denis Rastyogin <gerben@altlinux.org>
Message-ID: <20250814104914.13101-1-gerben@altlinux.org>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
2025-09-02 17:57:05 +02:00
..
cp0_helper.c target/mips: Only update MVPControl.EVP bit if executed by master VPE 2025-07-29 13:56:15 +02:00
lcsr_helper.c
meson.build
mips-semi.c cleanup: Drop pointless return at end of function 2025-04-24 09:33:42 +02:00
semihosting-stub.c licenses: Remove SPDX tags not being license identifier for Linaro 2025-01-30 13:01:22 +03:00
special_helper.c include: Remove 'exec/exec-all.h' 2025-04-30 12:45:05 -07:00
tlb_helper.c target/mips: fix TLB huge page check to use 64-bit shift 2025-09-02 17:57:05 +02:00