Charalampos Mitrodimas a1f44e0c59 tests/tcg/riscv64: Add test for MEPC bit masking ... Add a regression test to verify that MEPC properly masks the lower bits when an address with mode bits is written to it, as required by the RISC-V Privileged Architecture specification. The test sets STVEC to an address with bit 0 set (vectored mode), triggers an illegal instruction exception, copies STVEC to MEPC in the trap handler, and verifies that MEPC masks bits [1:0] correctly for IALIGN=32. Without the fix, MEPC retains the mode bits (returns non-zero/FAIL). With the fix, MEPC clears bits [1:0] (returns 0/PASS). Signed-off-by: Charalampos Mitrodimas <charmitro@posteo.net> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Message-ID: <20250703182157.281320-3-charmitro@posteo.net> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>		2025-07-04 21:09:49 +10:00
..
issue1060.S	target/riscv: Set env->bins in gen_exception_illegal	2022-07-03 10:03:20 +10:00
Makefile.softmmu-target	tests/tcg/riscv64: Add test for MEPC bit masking	2025-07-04 21:09:49 +10:00
Makefile.target	tests: riscv64: Use 'zfa' instead of 'Zfa'	2024-03-08 20:48:03 +10:00
noexec.c	target/riscv: Make translator stop before the end of a page	2022-09-06 08:04:26 +01:00
semicall.h	tests/tcg: update licenses to GPLv2 as intended	2024-02-28 09:09:04 +00:00
semihost.ld	target/riscv: Set env->bins in gen_exception_illegal	2022-07-03 10:03:20 +10:00
test-aes.c	tests/multiarch: Add test-aes	2023-07-08 07:30:17 +01:00
test-div.c
test-fcvtmod.c	riscv: Add support for the Zfa extension	2023-07-10 22:29:20 +10:00
test-mepc-masking.S	tests/tcg/riscv64: Add test for MEPC bit masking	2025-07-04 21:09:49 +10:00
test-noc.S	target/riscv: Set pc_succ_insn for !rvc illegal insn	2023-01-06 10:42:55 +10:00